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The demand on microwatt to milliwatts energy harvesting systems has 
been increasing recently with the increase of the needs for wireless 
self-powered device applications. With the small output voltage and 
the AC output from the micro harvesting generators, highly precise 
specifications, leading to challenging designs, optimizations and 
realizations of its every component are imposed. Rectifier, which 
is normally located right after the energy generator in the energy 
harvesting system, is required to be compact, with high efficiency to 
produce as high output power as possible. It is in this context that this 
thesis is focusing, where a new topology of CMOS bridge rectifier is 
proposed, offering advantages in terms of the compactness and high 
output power, which is suitable for wireless power devices applications. 
CMOS technology is seen as a straightforward solution for compactness 
as it offers possibility to reduce the full wave rectifier circuit size. The 
proposed rectifier circuit topology is designed such that the threshold 
voltage, which is a common source of voltage drop in the system, can be 
reduced, in order to maintain high output voltage. A boost switch is also 
integrated in the topology, to play the main role in the system voltage 
doubler, which is much simpler and requires lesser external connections 
Cellular networks face numerous challenges in providing services 
for indoor users.Therefore, femtocells are suggested as a solution to 
indoor coverage issues that macro cells have failed to address to date 
in cellular networks such as Global System for Mobile Communication 
(GSM), Universal Mobile Telecommunications System (UMTS), and 
Long Term Evolution (LTE). Although femtocells can provide various 
benefits for both operators and users, many technical challenges must 
be resolved for effective femtocell deployment in real environments. 
In this thesis, the network interface, the packet scheduling and the 
interference management challenges are investigated in order to address 
these issues with proper solutions. The network interface challenge is 
related to the integration of the femtocell in a cellular network such as 
LTE. The proposed solution is to deploy an IP Multimedia Subsystem 
(IMS) as an integration platform between the femtocell and the LTE 
cellular network. Thus, an IMS module has been implemented for 
signalling in a LTE-based femtocell network that contains both 
registration and invitation procedures. Based on this study, it has 
been observed that the integration of an IMS in a LTE based femtocell 
network can improve the network performance since the Packet Loss 
Ratio (PLR) can be minimised. For the packet scheduling challenge, the 
authors propose a resource block preserver (RBP) scheduling algorithm 
as compared to other recent topologies. Powered by its input AC 
voltage, the overall circuit will be implemented using 0.18-micron 
CMOS process technology with low threshold voltage. The analysis 
of the MOS-based circuits is performed through numerous designs 
and simulations using simulation tools. Measurement and testing of 
the prototypes are carried out using DC-DC probes to validate the 
proposed idea and concept. While providing 1.272 V dc output voltage 
across a 2 kΩ resistive load from 1.0 V peak AC input voltage at 
50 Hz, the proposed bridge rectifier with boost switch achieved the 
measured output power of 1.65 mW. The proposed rectifier topology 
implemented on the highly rated CMOS technology is proven to 
offer compact and efficient solutions to further enhance the energy-
harvesting domain of technology. With the overall active surface area 
of 0.024 mm2 and with only six external connections, the proposed 
rectifier design is found to be more compact than other reported 
rectifiers to date.
in the downlink of the LTE based femtocell network. The RBP 
algorithm has two layers, upper and lower. The upper layer of the RBP 
exploits the LTE frame concept that contains a number of sub-frames, 
whereas the lower layer of the RBP algorithm adopts the concept of a 
Proportional Fair (PF) algorithm to schedule the non-real time (NRT) 
flows, while an Exponential/Earliest Deadline (Exp/ED) algorithm is 
applied for the real time (RT) flows. The proposed RBP scheduling 
algorithm outperforms the well-known scheduling algorithms in terms 
of a lower PLR among users in the LTE based femtocell network. 
Finally, a self-organising power control mechanism is proposed as an 
interference mitigation scheme for the LTE femtocell network. The 
notion is based on adjusting the transmission power of the femtocell 
based on the interference power received at the femtocell downlink 
in order to reduce the interference between adjacent femtocells. The 
power adjustment is controlled centred on relevant factors such as the 
number of femtocells and the distance between the femtocells and the 
subscribers. Through this study, it has been found that by utilising 
the proposed interference mitigation scheme, the interference between 
neighbouring femtocells can be reduced and a desirable QoS for 
subscribers can be provided when performing RT services.
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